

11. DIGITAL HARDWARE DESIGN**UNIT : 37****Author: Prof. M. Balakrishnan**

| S. No. | Title | CD No. |
|---------------|---|---------------|
| 1. | Introduction - I | 556 |
| 2. | Introduction - II | 557 |
| 3. | Review of Combinational Circuit Design | 558 |
| 4. | Combinational Circuit Design Using MSI Blocks. | 559 |
| 5. | Combinational Circuit Using Multiple Module | 560 |
| 6. | Iterative Circuits | 561 |
| 7. | Iterative Circuits (Contd.) | 562 |
| 8. | Logic Minimization Tabular Methods | 563 |
| 9. | Sequential Circuits : Definitions and Classification | 564 |
| 10. | Sequential Circuits : State Equivalence and Minimization | 565 |
| 11. | State Machine Synthesis | 566 |
| 12. | State Machine Implementation Using Registers & Counters | 567 |
| 13. | Multiple State Machine Implementation and Clock Period | 568 |
| 14. | Designing with Memories | 569 |
| 15. | System Design Case Studies | 570 |
| 16. | Asynchronous, Sequential Circuit | 571 |
| 17. | Asynchronous Sequential Circuit Design | 572 |
| 18. | State Assignment in Asynchronous Circuit | 573 |
| 19. | Micro programmed Control | 574 |
| 20. | Micro programmed Control Design | 575 |
| 21. | Microsequencer Design | 576 |
| 22. | Microprogram Optimization | 577 |
| 23. | Microinstruction Optimization | 578 |
| 24. | Introduction to VHDL | 579 |
| 25. | VHDL Modeling Styles | 580 |
| 26. | Behavioral Description in VHDL | 581 |
| 27. | Data Flow and Behavioral Modeling | 582 |
| 28. | Testing of Digital Circuits | 583 |
| 29. | Test Generation Methods | 584 |
| 30. | Test Generation Methods (Contd.) Boolean Difference and D - Algorithm | 585 |
| 31. | D-Algorithm | 586 |
| 32. | Testing of Sequential Circuits | 587 |
| 33. | Signature Analysis & Built - in - Self - Test (BIST) | 588 |
| 34. | Multi - Level Logic Synthesis | 589 |
| 35. | Low Power Design | 590 |
| 36. | Behavioral Synthesis | 591 |
| 37. | System Level Design & Modeling | 592 |

